• 1
• 0
• 1

二哥学园

Python

forked from 蛋壳计划（RV芯片②具身智能的全栈孵化）/二哥学园

Python

《二哥学园》是一款极简符号化的Console游戏。玩家操控一个代表“蛋”（二哥）的字符，在由文字符号构成的世界中滚动、跳跃，吸收代表负面情绪的“毒素”（梗），积蓄能量并最终破壳进化。游戏通过纯字幕叙事，内核致敬经典，旨在用最低的开销演绎当代压力图鉴，实现开发与叙事解耦。本仓库为核心程序原型。

• 1
• 0
• 0

T.H.R.E.E.

Scala

🌳 A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and di...

• 1
• 0
• 0

tree-core-ide

JavaScript

🌳The next generation integrated development environment for processor design and verification.It has multi-hardware language support, open source I...

• 1
• 0
• 0

Hazard5

VHDL

5-stage RISC-V CPU, originally developed for RISCBoy

• 1
• 0
• 0

RISCBoy

C++

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

• 1
• 0
• 0

Hazard3

VHDL

3-stage RV32IMACZb* processor with debug

• 1
• 0
• 0

reCamera-OS

Python

upstream: https://github.com/sophgo/sophpi/tree/sg200x-evb

• 1
• 0
• 0

OSHW-reCamera-Series

Python

Define the Most Advanced AI Camera The open-source, modular design, and programmable system to build your next vision AI project

• 1
• 0
• 0

OpenGADL-Model

Python

• 1
• 0
• 0

OpenGADL-Data

Python

• 1
• 0
• 0

OpenGADL-Model-Pro

Python

• 1
• 0
• 0

My_pictures

Python

• 1
• 2
• 0

chungus-2-assembler

Assembler and example programs for the CHUNGUS 2 Minecraft CPU. 这是一个红石CPU的汇编语言工具。CHUNGUS即Computational Humongous Unconventional Number and Graphic...

• 1
• 1
• 0

StochasticNet

Scala

红石数电，官方，RCNN 老巢！

• 1
• 1
• 0

RISC-V-CPU

Zhou Fan (范舟) This project is a RISC-V CPU with 5-stage pipeline implemented in Verilog HDL, which is a course project of Computer Architecture, A...

• 1
• 1
• 0

rocket-chip

Scala

This repository contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core. For more information on Rocket Chip, please con...

• 1
• 0
• 0

buildroot

We also now have support for block devices, so you can also boot from an ext2 image created by buildroot.

• 1
• 0
• 0

verilator

Verilog

Verilator 是一个高性能 Verilog HDL 模拟器与 lint 系统，用户编写一个小的 C++/SystemC 封装文件，该文件实例化用户顶层模块的“已验证”模型

• 1
• 0
• 0

riscv-sodor

Verilog

This repo has been put together to demonstrate a number of simple RISC-V integer pipelines written in Chisel: 1-stage (essentially an ISA simulato...

• 1
• 0
• 0

core-os-raspi

Rust

A simple operating system in Rust. Not in active development. Refer to https://github.com/skyzh/core-os-riscv This project is based on "rust-raspi...